

References

1. Casper - toolflow.readthedocs
2. GitHub - pulp-platform/axi
<https://github.com/pulp-platform/axi>
3. GitHub – dpretet /axi-crossbar
<https://github.com/dpretet/axi-crossbar>
4. AMBA AXI Protocol, All About VLSI: Youtube
5. ARM Ltd. (2010). AMBA® AXI and ACE Protocol Specification v1.0. ARM Holdings.
6. AXI4-Lite Protocol Overview
<https://developer.arm.com/architectures/system-architectures/amba/amba-specifications>
7. AXI4-Lite Interface Tutorial (examples)
https://github.com/muhammadtalhasami/Axi4_lite_interface
8. AXI4-Lite Verification Models (Open Source)
<https://github.com/OSVVM/AXI4>
9. OpenCores AXI Projects
<https://opencores.org/projects/ax4lbr>

Papers

- 1) Haoyu Liu, Jingfang Huang, Xuehai Qian (2020). Design and Implementation of AXI4-Lite Based Control Subsystem for FPGA Applications. IEEE International Symposium on FPGA.
- 2) Zhu, J., Wang, S., & Liu, M. (2018). Efficient Crossbar Interconnect Design for AXI4-Lite Control Interfaces. International Journal of Embedded Systems.
- 3) R. Gupta & P. Mehrotra (2021). A Survey on Arbitration Techniques in NoC and SoC Interconnects. International Journal of VLSI Design & Communication Systems (VLSICS).
- 4) N. Jain & A. Kumar (2018). Round Robin Arbitration in Crossbar Interconnect for FPGA. IEEE Conference on Computer Design.

This paper specifically analyses round-robin arbitration to ensure fairness among requesters in FPGA interconnects.